[1]
“Design And Implementation Of Low Power, Area And High Performance 4 Bit Sequence Digital Counter”, JNS, vol. 33, pp. 5408–5421, May 2023, doi: 10.59670/jns.v33i.4820.