An Efficient 2x2 And 4x4 SRAM Array By Using Compact Decoder For Low Power & Low Area Applications

N. Dasharath^{1*}, Dr. E. Sreenivasa Rao² and Dr. B. Ragendra naik³

 ¹Research scholar, Dept. of ECE, University College of Engineering, Osmania University, Hyderabad, Telangana.
 ²Professor & HOD, Dept. of ECE, Vasavi College of Engineering, Hyderabad Telangana.
 ³Professor, Dept. of ECE, University College of Engineering, Osmania University, Hyderabad Telangana.

Abstract

SRAM act us cache memory such as L2 and L3 in CPU and also used as interface between the CPU and DRAM. SRAM provides high operating speed and low power consumption due to not refreshing the memory content every time. It used transistor to store the data. But the cost is high and low memory capacity and low storage capacity. In order to reduce the cost, the compact (i.e.) less number of transistors based SRAM array play vital role in cost effective memory design. The main aim of this work is to design a compact SRAM memory array for low power, low area and low cost applications. Power optimization is performed by using various ways such as logical minimization using K-map, truth table reduction and Shannon's theorem. In this work, truth table reduction scheme is used to design a compact AND gate of decoder for SRAM array. Also the compact 1 to 2 decoder and 2 to 4 decoder are used in 2x2 SRAM array and 4x4 SRAM array by using 6T SRAM cell. Also CMOS 22nm nanotechnology is used for transistor scaling scheme. From the analysis, the 6T SRAM cell based 2x2 and 4x4 SRAM array with compact decoder offers low cost, low resource utilization and low power consumption than the regular decoder based SRAM array.

Keywords: Truth Table Reduction, Decoder, SRAM cell, 2x2 SRAM array, 4x4 SRAM array, Low power and Low cost

1. Introduction

In these days scientific alters, there is a drive to extend the devices for example memory with a high Speed and low power. They have revolved into a insightful piece of several VLSI ICs. A memory unit is a corporeal device which is utilized to store agendas or information on an enduring or impermanent basis for utilize in digital electronic scheme's. Static-Random-Access-Memory (SRAM) is a static memory cell extensively utilized in different electronic schemes, considerably in elements employed for cache memory in microchips, memory, engineering workstations, and mainframe computers in hand-held apparatus owing to low power consumption and high speed. SRAM is a kind of semiconductor memory by means of bi-stable latching circuit to hoard every bit and displays data reminisce that is remaining of information constant after reiterated removal efforts, however is still volatile specifically information is lost when the memory is not powerdriven. A universal SRAM array consists of the chief SRAM construction blocks are - row decoder, write driver circuit, precharge circuit, SRAM cell and sense amplifier circuit.

The SRAM with low power have become a critical module of several VLSI ICs. This is particularly right for microprocessors; anywhere the on-IC cache dimensions are raising with every generation to viaduct the rising deviation in the velocity of the main memory and the processor [P. Barnes2010, S. Hesley, et.al, 2009]. Owing to the raised incorporation and in service power dissipation, speeds has become a significant deliberation together in addition to because of the volatile enlargement of battery functioned appliances. There are two reasons of an SRAM design: primary is to give a straight interfacing with CPU at quickness not achievable by DRAMs and next is to substitute DRAMs in schemes that the need extremely low-power use.

In the main roles, the SRAM works as cache-memory and also interface between the CPU and DRAMs. The next driving force for SRAM scheme is low power appliances. In this case, S RAM are utilized in mainly moveable tools for the reason that the DRAM revive current is more than a few orders of scale in excess of the low-power SRAM stand-in current. They initiated to construct SRAM with two aims, primary to lower the operational voltage starting 3V to 1.8V. Next to diminish static and active power use for battery operated appliance. Other than it has been examined that the immovability of memory is gravely affected by reduce in supply voltage (VDD) [Evelyn Grossar 2006].

Scaling of scheme will collision on many factors for example, channel length, gate oxide thickness and the supply voltage should

be decreased. In upcoming, the Gate Oxide thickness perhaps as Low as 0.15nm on behalf of CMOS scheme. As a outcome the diminution in gate oxide thickness raises sub threshold leakages and gate leakage current in CMOS circuits. These will outcomes negative gate voltage and high drain voltage, field crowding arises at drain edge causing GIDL (gate induced drain leakage). In addition this high drain voltage appliance to a short channel machine outcomes in decreasing of barrier height and changing of point of utmost barrier to the left causing DIBL (drain induced barrier lowering). If the supply voltage is lower the threshold voltage, the procedure parameters and the unpredictability of the SRAM raise harshly. A few of the SRAM stability problems are threshold voltage random variation, diminishing ION / IOFF and procedure-provoked device deviation. Because of raise in Vt oscillations and process deviations, SRAM cell cannot be functioned at additional scaled supply electrical energies without serviceable breakdowns producing yield loss.

SRAM cell is a one of the high-speed memory cell which is used for high speed functions like caches and buffers. The cause SRAM is utilized in this appliance is that it is quicker than DRAM which is as well employed as a memory cell other than it is constituted of capacitors whereas the additional hand SRAM is constructed by using transistors. Thankfulness to technical innovations we can now integrate millions of transistors on a solitary chip. At the same time as this allowed us to attain operations with diminished size, it is as well significant that their recital should be leveled as said by the present requires. It seems like you're discussing some technical aspects related to memory cells and their performance. If you have a specific question or topic you'd like to explore further, feel free to ask. It looks like you're talking about the tradeoffs involved in scaling memory cells, where reducing their size can lead to increased power consumption due to seepage current, ultimately impacting the overall performance of the memory cell. Power consumption, cost, and speed are all important factors to consider in designing and optimizing memory systems. If you need more information or have a specific question, please provide additional context. To prevail over this, they utilize a self-voltage level (SVL) circuit in connection with SRAM cells. In that work they, will be seeming at forming an 8x8 memory cell array contains 7T SRAM cells with the mixture of SVL circuit with CMOS transistors at 28nm to conquer the extra power consumption owing to the leakage current. Every part of the schema executions are carried out on cadence virtuoso at 28nm schemes. In this work, further to improve the dynamic power of the SRAM array, the truth table reduction scheme is used to construct a novel decoder circuit.

After this decoder are incorporated into the 2x2 and 4x4 SRAM array for low power consumption, low cost and low die size.

2. Literature Survey

The chief intention of this work is to construct 16*16, 8*8, and 4*4 SRAM array using 7T and 6T SRAM cells based on Graphene Nano Ribbon Field Effect Transistor (GNRFET) scheme and contrast power dissipation between GNRFET and CMOS schemes. The GNRFET complexity is high, performance is low because of edge roughness effect but provide low power dissipation than the CMOS [1]. In this work an attempt is completed to construct and imitate a Low power 16×16 SRAM Memory Array using 7T I-LSVL SRAM Cell. Secondary components of whole 16×16 SRAM Array like Row decoder, Column decoder, Sense amplifier are constructed. The Power utilization of suggested 16×16 SRAM Memory Array is 18.3mW which is an enhancement of 8.66% [2].

Design of ternary 2X2 SRAM memories Array-based on carbon Nano-tube field-effect transistor's (CNTFETs) is presented which find the recitals such as power consumption, area, speed and current driving capability of circuits have been analyzed. From the analysis, the complexity is high. But the power is low [3]. The 8T SRAM cell based 4x4 SRAM array is designed by using tanner tool 13.1. The functionality of this SRAM array is verified but power and area calculation are not done [4]. In this work, the Adaptive-Voltage-Level (AVL) circuit is incorporated into Asymmetric 10T-SRAM cell, to shrink the sub-threshold leakage and in addition to gate leakage, which manages the effectual voltage across the SRAM cell in inactive form [5]. Also Simulations are carried out with 90nm CMOS technology. The conventional 6T based 4x4 SRAM array and suggested 10T based with AVL 4x4 SRAM requires high power consumption compared to proposed 4x4 SRAM array. In this work 6T SRAM cell are designed by using 250nm and 180nm CMOS technology. Hence the power consumption is very high [6]. The 8T and 6T based back gate biasing SRAM array based on row and column-based selection are designed and area are calculated. It does not calculate the power value [7].

In this work, 2x2 SRAM array using 6T is designed by using reversible logic gate. The power consumption is very low compared to non-reversible logic based 2x2 SRAM array. But compared to our proposed technique, this power consumption is very high [8]. Analysis of different SRAM cell such as 6T, 7T, 8T and 9T are performed and concluded that the 9T based SRAM is best for low power consumption. Also 120nm CMOS technology is

used. It does not include recent Nano technology [9]. In this work, self-controllable Voltage Level (SVL) is used to construct proposed 7T SRAM cell. Then it will compare into regular 7T SRAM cell. Finally, it will used to construct 8x8 SRAM array. But the power of 8x8 SRAM array is not calculated [10].

In this work only one bit SRAM is designed. But not designing 2x2 and 4x4 SRAM array. It designed only 6T SRAM cell based 1bit SRAM [11]. 1KB SRAM array is designed by using 8T and 10T based SRAM cell. 32x32 SRAM array is formed and calculated corresponding power consumption and delay. Also 45nm only used. But we are using 22nm technology [12]. The 8T SRAM cell is designed using Advanced Sub threshold scheme. The area is high due to adding two extra transistors. But the speed is high [13]. Here only 32nm nanotechnology is used but we are using 22nm nanotechnology. Also FINFET based 4x4 SRAM array using 6T SRAM cell design complexity is high [14]. Binary and guaternary 4x4 SRAM array are designed and analyze the power consumption. The Quaternary D Latch based 4x4 memory array offers low power when compared to the binary 4x4 SRAM array. But they used only 180nm and 90nm. They are not used advanced nanotechnology [15].

ULP 8T SRAM cell is designed and 2x2 SRAM array is constructed, which is used for object detection and tracking purpose based on macro block resizing. Accuracy, complexity are calculated. The ULP based 8T SRAM offers low power consumption, high accuracy and high speed [16]. The 9T SRAM cell and 6T SRAM cell are designed and analyzed power and delay of these two SRAM cell. The 9T SRAM cell offers low power and low delay than the 6T SRAM cell. But compared to our proposed scheme, power consumption is very high [17]. Regular CMOS, Gated VDD and MTCMOS based SRAM cell designed with 130nm technology. From the analysis, the MTCMOS based 6T SRAM cell offers low power and low delay than the all other existing scheme [18]. CMOS, Mixed logic and GDI based 4x4 SRAM array and 16x16 SRAM array are designed by using line decoder. From the analysis, the GDI based line decoder and SRAM array offers low power, low area and low delay compared to conventional technique. But the numbers of transistors, power are very high compared to our technique [19].

3. METHODOLOGY

3.1 Design of 6T SRAM cell

The demands for low power of the SRAM units have compelled several investigators in the direction of novel low-power circuits.

Six transistors have been extensively identified as an appropriate option for low-power appliances. Figure. 1 illustrates a standard 6 transistor SRAM cell which embraces one bit of information in an SRAM cell.



Fig.1 Circuit diagram of 6T SRAM cell

It usually contains two access transistors and a loop of two inverters. The NMOS transistors NMOS_2 and NMOS_1 are also known as drive transistors and are answerable for releasing the bit line for the duration of the read process. Transistors NMOS 3 and NMOS_4 are called access transistors. Once on it permit the interior nodes of the cell (i.e., node B and A) to converse with the bit lines. The access transistors which have the gate terminal also referred to word line (WL). The PMOS transistor's of PMOS_1 and PMOS_2 known as the load transistor's. Based on the logic value presented in the cell, one of the inner nodes of the unit is at VDD and the additional one is at VSS. The cell leakage current when it is non-accessed is exposed in the depiction. The seepage current is first and foremost because of the sub-threshold current and next because of Gate-Induced-Drain-Leakage (GIDL). In the following sections it will be exposed that the leakage current has the opposite exponential affiliation with the threshold-Voltage of the transistor's. The six transistor's based SRAM cell is designed to construct 2x2 and 4x4 SRAM array.

Access transistors provide for read and write access to the cell. An SRAM cell provides the pursuing fundamental properties:

Retention: An SRAM cell is capable to hold the information for an indefinite period on condition that it is powered.

Read: An SRAM cell is capable to converse its information. This procedure does not affect the information specifically Read process is non-destructive.

Write: The information of an SRAM cell can be put to any double value in spite of its unique data.

3.2 Design of a novel 1:2 and 2:4 compact decoder

A row decoder and a column decoder are used to trigger the particular word line and bit line as said by the address. The circuit diagram of 1:2 decoder is shown in fig.2. It contains one inverter and 2 AND gate. Decoders are utilized at what time we require to input data to a particular output line. The core memory of computer is addressed by using decoder in that we have an individual memory location to store the input information.



Fig.2 Circuit diagram of 1:2 decoder

If the number of transistors in AND gate reduced, the number transistor in decoder are reduced. Hence the truth table of AND gate shown in table.1 is simplified into table.2 based on truth table reduction scheme. The reduced AND gate truth table is used to design a compact AND gate circuit.

Table 1	. Truth	table	of AND	gate
---------	---------	-------	--------	------

A	В	Y=A.B
0	0	0
0	1	0
1	0	0
1	1	1

Table 2 Reduction table of AND gate

А	В	Y=A.B	
0	Х	0	
1	Х	В	

The AND gate truth table are reduced by using don't care condition. When input A is 0 B is 0 or 1, the corresponding output is zero. Conversely, when the input A is 1 and B is zero or one, the output is B i.e. B 0 means output 0 and B 1 means output 1. This reduced truth table is used to design a novel AND gate circuit as shown in fig.3.



Fig.3 Circuit diagram of a novel AND gate

When A=0, B=0 means, the PMOS in on NMOS is off. PMOS is connected to ground. So the output is zero. Next the input A=0, B=0 means, PMOS only on but it will connected to ground. Hence the output is zero. During A=1, B=0 means, NMOS on and PMOS off. NMOS is connected to B, the corresponding B value 0 as output. Finally A=1, B=1 means, only NMOS on. This NMOS is given into B. So the B value 1 given as output for this condition.



Fig.4 Circuit diagram of a 2 to 4 decoder

The 3 input AND gate is designed by using 2 two input AND gate. The 2 to 4 decoder needs two inverter and 4 three input AND gate (i.e.) 8 two input AND gate. In the conventional 2 to 4 decoder is designed by using static CMOS technology. AND gate using static CMOS logic require 6 transistors. But the proposed AND gate needs only 2 transistors as shown in fig.3. Hence 8 two input AND gate require only 16 transistors for proposed 2 to 4 decoder. But the conventional 8 two input AND gate requires 48 transistors instead of 16 transistors. Similarly the proposed 1 to decoder needs 6 transistors (2transistors inverter+ two 2 transistors AND gate). But the existing static CMOS based decoder needs 14 transistors (2transistors inverter+ two 6 transistors AND gate). Hence the proposed 1 to 2 decoder and 2 to 4 decoder offers low area and low power consumption than the conventional 1 to 2 decoder and 2 to 4 decoder.

3.3 The 2x2 and 4x4 SRAM array design

The 2x2 SRAM consists of 1 to 2 row decoder, 1 to 2 column decoder, write driver, Precharge circuit, 4 SRAM cell (2x2) and sense amplifier circuits. Row and column decoder are used to select particular data selection in the memory location. The Precharge circuit contains 3 PMOS. It used for charging purpose. Write driver is used to write the data in the memory during the write enable signal is high. The voltage latch sense amplifier is used to achieve low power consumption instead of current latch sense amplifier. Finally the output is drive when the SE is zero.



Fig.5 Block diagram of 2x2 SRAM array

Similarly the 4x4 SRAM array is designed by using 16 SRAM cell. Also compact 2 to 4 decoder row decoder and column decoder are used to achieve low die size and low power consumption. The block diagram of 4x4 SRAM array is shown in fig.6. The write enable signal is generated from column decoder. Conversely write line signal is produced by row decoder. The data is given into write driver circuit. The Precharge signal is given to precharge circuit for charging. Finally, the conventional 2x2 and proposed 2x2 SRAM array are constructed to analyze area and power utilization. Likewise, the existing 4x4 and proposed compact 4x4 SRAM array are designed to examine the number of transistors required and total power consumption.



Fig.6 Block diagram of 4x4 SRAM array

4. RESULTS AND DISCUSSION

Initially different types of SRAM cell are designed to analyze the number of transistors required and total power consumption by using tanner tool 14.1. After that four types of decoder are designed to construct 2x2 and 4x4 SRAM array. The comparison between conventional and proposed decoder are performed to identify which decoder is best for low power application. Finally, the compact 1:2 decoder and compact 2:4 decoder are used in proposed 2x2 SRAM array and 4x4 SRAM array.

Table 3 Comparison of different types of SRAM cell			
Туреѕ	No of transistors (Area)	Power (uw)	
SRAM-6T	6	0.755uw	
SRAM-6T[6]	6	3.146mw	
SRAM-7T[10]	7	0.771uw	
SRAM-9T [17]	9	802uw (0.802mw)	
SRAM-6T [20]	6	0.935uw	

T-1-1- 2 C . c

6

SRAM-6T [21]

152.37uw

presid they		T / Local Dissource Street
jo jā test jas pie		D Die Lat view Serulation Dates beige Mondate 1969
L 1000a 691 L 121a-0.1 L 9027a-021 A 800a-00 L 6205a-021 A 800a-00 L 6205a-021 A 800a-00 L 6205a-021 A 800a-00 L 6205a-021 A 800a-00	LCD+G 1_129+07 _129+04 4_000-07 _000-0	[2 単目曲 [2] A 1 和前(○ ○ ○ ■ ■ ● 余 ● ■ 1
	100000 100000 00000 00000 10000 00000 10000 00000 10000 00000 00000 00000 00000 000000	Insulfile present-tage Date: present-tage Progress Similation condicted
127'0+07' 1000-0 1380+07' 1000-0 1380+07' 1000-0 1380+07' 1000-0 17'00+07' 1000-0	100-0 100-00-00-00-00-00-00-00-00-00-00-00-00-	Todal-readine: 874 Active initiates: 201 Dedipersitient sources: 8 Todal-devines: 200 Pleases devines: 8 Cardwidet lowress: 9
- 1229-07 (1008-02) - 10020-07 (1008-02) - 10020-07 (1008-02) - 10020-07 (1008-02) - 10020-07 (1008-02) - 1008-07 (1008-02) - 100	$ \begin{array}{c} \lambda_{11} \lambda_{12} \lambda_{12} \lambda_{13} \lambda$	threads = 4 Device and sole number <u>SDEFFC</u> = 100 <u>SDEF</u> C = 0 <u>SDEFEC</u> = 0 <u>SDEFE</u>
* ADDE NO BERTON, MEL		Transmission lines = 0 Counted transmission lines = 0
Name No.22 Name No.22 No.2 Amer No. Che 2 No.2 No.2 Amer No.2 No.2 No.2 No.2 Amer No.2	9.00° 62.00 kW warss 94.0 km 94.0	Valtege surres 0 Current Starme + 0 CVUE - 0 CVUE - 0 CVUE - 0 CVUE - 0 CVUE - 0 CVUE - 0 U-mantani metter 0 Starmet Mathematics - 0 Barry Sprites - 0 Verridy-A drives - 0 Starmet Mathematics - 0 Barry Sprites - 0 Starmet Mathematics - 0 Starmet Mathematics - 0 Barry Sprites - 0 Starmet Mathematics - 0 Starmet Mathematics - 0 Barry Sprites - 0 Starmet Mathematics - 0 Starmet Mathematics - 0
- karing - ling - traction solyin - tratiest	1.0 send: 1.6 send: 6.5 send: 1.5 send:	Independent nodes - 464 Emundary socies - 10 Total nodes - 174
intal .	31.51 tecnels	
· studieter peptetet		Status Reput fair Duty Stat Date/To Haps
* And of 1 capics report 1754		Instant proc. pro. April 2. 2011



Area output of proposed 4x4 SRAM



Schematic of proposed 4x4 SRAM

Fig.7 Design and Implementation result of 4x4 SRAM array

From the analysis of table.3, the proposed 6T SRAM offers low power than the all other state of arts technique. The proposed 6T SRAM cells offers 19.25% power reduction than the reference paper [20], 99.5 % power reduction than [21], 99.9% power reduction than [17] and 2% power reduction than reference [10].

 Table 4 Comparison between existing and proposed 2x2 SRAM array

SRAM Array	No of transistors (Area)	Power (uw)	
2x2 with regular 1:2 decoder and	94	21 5004	
6TSRAM cell	04	21.JUW	
2x2 with compact 1:2 decoder and	69	19 0	
6TSRAM cell	08	10.9UW	
2x2 SRAM [8]	-	1.005mw or 1005 uw	

The proposed 2x2 SRAM array provides 19.4% area reduction and 12.9% power reduction than the conventional 2x2 SRAM array. Similarly 98.61% power reduction than the reference paper [8].

Table 5 Comparison between conventional and proposed 4x4SRAM array

SRAM Array	No of transistors (Area)	Power (uw)
4x4 with regular 2:4 decoder and	264	66.41
6TSRAM cell	204	
4x4 with compact 2:4 decoder and	200	52 10
6TSRAM cell	200	52.15
4x4 SRAM [5]	-	304.466
4x4 SRAM [19]	2100	0.87mw or 870uw

The proposed 4x4 SRAM array with compact decoder offers 24% area reduction and 21% power reduction than regular decoder based 4x4 SRAM array. Also the proposed 4x4 SRAM array gives 90.47% area reduction and 94.11% power reduction than the reference paper [19].

5. CONCLUSION

Two types of decoder are designed such as regular 1:2 and 2:4 decoder and compact 1:2 and 2:4 decoder are designed for 2x2

and 4x4 SRAM array with compact 6T based SRAM cell. Also results are analyzed. From the results, the proposed 6T SRAM with 22nm offers low power consumption than the all other existing work. After that two types of 2x2 SRAM array are designed with regular and compact 1:2 decoder. The proposed compact decoder based 2x2 SRAM array is best for low area and low power applications compared to regular decoder based 2x2 SRAM array. Conversely, the proposed 4x4 SRAM array with compact 2:4 decoder used for low die size and low power portable cache memory applications when compared to the regular 2:4 decoder based 4x4 SRAM array. The proposed 2x2 SRAM array offers 32.3% APP (area power product) reduction than the regular 2x2 SRAM array. Also the suggested 4x4 SRAM array provides 45% APP reduction than the conventional 4x4 SRAM array. In future, large size SRAM array will be designed such as 16x16, 32x32... etc for large bit size SRAM memory applications.

References

- [1] Saiteja Rayeni, Anudeep Peddi, Sravanth Kumar R, Kalyana Srinivas K, Padma Sai Y. Design and Comparison of Advanced Low Power SRAM Cells using GNRFET Technology. International Conference on Communication information and Computing Technology (ICCICT). IEEE, 2021.
- [2] Hemanth Kumar C.S, Kariyappa B.S. Design and Power Analysis of 16×16 SRAM Array Employing 7T I-LSVL. 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), IEEE, 2018.
- [3] Tamil Selvan S. and Sundararajan M. Design of Cntfet Based Ternary 2x2 Sram Memory Array for Low Power Application. American-Eurasian Journal of Scientific Research. 2017; 12 (5): 241-248.
- Saranya L. Arvind C. Karthigaikumar P. Balachander K. 4x4 modified 8 T SRAM cell array using power gating technique. Materials Today: Proceedings, 2019.
- [5] Kumaraswamy N, Mahesh B Nelagar. Design and Physical Verification of Low Power 4words X 4bits SRAM System using an Adaptive Voltage Level (AVL) Technique. International Journal of Advanced Research in Computer and Communication Engineering. June 2014; Vol. 3, Issue 6.
- [6] Shivani Yadav, Neha Malik, Ashutosh Gupta and Sachin Rajput. Low Power SRAM Design with Reduced Read/Write Time. International Journal of Information and Computation Technology. 2013; Volume 3, Number 3.
- [7] Shaik Nannu Saheb, Dr.Ramesh Marpu, Dr.Prabodh Khampariya. An efficient back gate biasing SRAM array with row And column based selection. Turkish Journal of Computer and Mathematics Education. 2020; Vol.11 No.03.
- [8] Chinmay Sharma, Varun Chhabra, Balwinder Singh and Hitesh Pahuja. Design of SRAM array using Reversible logic for an efficient

SoC design. International Conference on Inventive Computing and Informatics (ICICI 2017), IEEE, 2017.

- [9] ashwin J. S. Praveen J. S. and Manoharan N. Optimization of SRAM array Structure for Energy Efficiency Improvement in advanced CMOS Technology. Indian Journal of Science and Technology. October 2014; Vol 7(S6), 35–39.
- [10] Sri Charan P. and Sai Deepak N. Design and Implementation of CMOS based SRAM Memory Array using SVL Technique At 28nm Technology. International Journal of Engineering Research & Technology (IJERT). May-2022; Vol. 11 Issue 05.
- [11] Ravi Hosamani and Anusha Kalasur. Design and Analysis of 1-Bit SRAM. International Journal of Engineering Research & Technology (IJERT), 2020.
- [12] Manoj Kumar R. and Sridevi P.V. Design of 1KB SRAM array using enhanced stability 10t SRAM cell for FPGA based applications. ICTACT Journal on Microelectronics. January 2021; Volume: 06, Issue: 04.
- [13] Taehoon Kim, Hyunmyoung Kim, Yeonbae Chung. Design of Advanced Sub-threshold SRAM Array for Ultra-Low Power Technology. 5th International Conference on Electrical and Electronics Engineering, IEEE, 2018.
- [14] Lourts Deepak A. and Likhitha Dhulipalla. Design and Implementation of 32nm FINFET based 4x4 SRAM Cell array using Ibit 6T SRAM. IEEE, 2011.
- [15] Vasundara Patel K.S et. al, Static Random Access Memory using Quaternary D Latch, International Journal of Engineering Science and Technology. 2010; Vol. 2(11).
- [16] Pooran Singh and Santosh Kumar Vishvakarma. Ultra-Low Power High Stability 8T SRAM for Application in Object Tracking System. IEEE Access transactions, 2018; Vol 6.
- [17] Ancy joy and Jinsa Kuruvilla. A Stable Low Power Dissipating 9T SRAM For Implementation of 4x4 Memory Array with High Frequency Analysis. Research Square. August 30th, 2022.
- [18] T. Venkata Lakshmi and Kamaraju M. Implementation of High Performance 6T-SRAM Cell. Journal of Physics: Conference Series, IOP Publishing, ICMAICT 2020.
- [19] Kokkanti Faseeha Tabassum and Sudhir Dakey. Design of Area and Power Efficient Line Decoders for SRAM. International Journal of Emerging Technologies in Engineering Research (IJETER). November 2017; Vol 5, Issue 11.
- [20] Makani Nailesh Kishor and Satish S. Narkhede. Design of a Ternary FinFET SRAM Cell. 1st IEEE Symposium on Colossal Data Analysis and Networking (CDAN), 2016.
- [21] Mishra M. Majumdar S. Malviya D. and Bansod P. P. Design of SRAM cell in 0.18µm technology. International Conference on Information Communication and Embedded Systems. pp.457-463, 2012.
- [22] Xingsi Xue et al. Design and Performance Analysis of 32 _ 32 Memory Array SRAM for Low-Power Applications. electronics, MDPI, 2023.

Biography



N.Dasharath received the B.Tech. degree in Electronics and Communication Engineering from Nalla Malla Reddy Engineering college ,JNTU Hyderabad, India, in 2007, and the M.Tech. degree from TKREC,JNTU Hyderabad India, in 2012. He is currently working towards the Ph.D. degree from the OSMANIA University, Hyderabad, India. His current research interests Low power memory circuits.

Prof. E. Sreenivasa Rao received the Ph.D. degree from Jawaharlal Nehru Technology University, Hyderabad, India. He has more than 30 years of research and teaching experience and published several papers in reputed journals. His current research interests include Communications, Wireless Networks, Computer Networks, and VLSI



Prof.B.Rajendra Naik joined in Osmania University in the year 2001. He is Professor in the Department of Electronics and Communication Engineering, University College of Engineering(A), Osmania University. He is Currently Nodal Officer for Visvesvaraya PhD Schemeand Dean Students Affairs Osmania University. He obtained his Bachelor's degree in Electronics and Communications Engineering from Nagarjuna University, Master's degree in Digital Systems and Doctorate degree from Osmania University respectively. He has published over 80 research papers in National,

International Conferences and Journals. He has 20 years of teaching and 15 years of research experience.